



L12: Reconfigurable Logic Architectures



Acknowledgements:

R. Katz, “*Contemporary Logic Design*”, Addison Wesley Publishing Company, Reading, MA, 1993.

Frank Honore



History of Computational Fabrics





- Discrete devices: relays, transistors (1940s-50s)
- Discrete logic gates (1950s-60s)
- Integrated circuits (1960s-70s)
 - e.g. TTL packages: Data Book for 100's of different parts
- Gate Arrays (IBM 1970s)
 - Transistors are pre-placed on the chip & Place and Route software puts the chip together automatically – only program the interconnect (mask programming)
- Software Based Schemes (1970's- present)
 - Run instructions on a general purpose core
- ASIC Design (1980's to present)
 - Turn VHDL directly into layout using a library of standard cells
 - Effective for high-volume and efficient use of silicon area
- Programmable Logic (1980's to present)
 - A chip that be reprogrammed after it has been fabricated
 - Examples: PALs, EPROM, EEPROM, PLDs, FPGAs
 - Excellent support for mapping from VHDL



Reconfigurable Logic



- **Logic blocks**
 - To implement combinational and sequential logic
- **Interconnect**
 - Wires to connect inputs and outputs to logic blocks
- **I/O blocks**
 - Special logic blocks at periphery of device for external connections
- **Key questions:**
 - How to make logic blocks programmable?
 - How to make the wires programmable?
 - *After the chip has been fabbed*



Trade-offs in FPGA



- **Logic block - how are functions implemented: fixed functions (manipulate inputs) or programmable?**
 - Support complex functions, need fewer blocks, but they are bigger so less of them on chip
 - Support simple functions, need more blocks, but they are smaller so more of them on chip
- **Interconnect**
 - How are logic blocks arranged?
 - How many inputs/outputs must be routed to/from each logic block?
 - Programmability slows wires down – are some wires specialized to long distances?
 - What utilization are we willing to accept? 50%? 20%? 90%?



Anti-Fuse-Based Approach (Actel)




Rows of programmable logic building blocks


+

rows of interconnect

Anti-fuse Technology:
Program Once



Use Anti-fuses to build up long wiring runs from short segments




8 input, single output combinational logic blocks
FFs constructed from discrete cross coupled gates




Actel Logic Module




Combinational block does not have the output FF



Example Gate Mapping




S-R Latch






Actel Routing & Programming




RAM Based Field Programmable Logic - Xilinx






The Xilinx 4000 CLB



Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)




Two 4-input Functions, Registered Output



Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)



5-input Function, Combinational Output



Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)




Logic Examples




- **Key: General functions are limited to 5 inputs**
 - *No limitation on function complexity (4 even better - 1/2 CLB)*
- **2-bit comparator:**
 - A B = C D and A B > C D implemented with 1 CLB
 - (GT) $F = A C' + A B D' + B C' D'$
 - (EQ) $G = A'B'C'D' + A'B C'D + A B'C D' + A B C D$
- **N-input majority function: 1 whenever n/2 or more inputs are 1**

5-input Majority Circuit



7-input Majority Circuit






LUT Mapping




- N-LUT direct implementation of a truth table: any function of n-inputs.
- N-LUT requires 2^N storage elements (latches)
- N-inputs select one latch location (like a memory)



4LUT example




Configuring the CLB as a RAM






Adder Implementation




Carry Chain






Virtex II Features




Double Data Rate registers



Digital Clock Manager




Embedded Multiplier



Block SelectRAM




The Latest Generation: Virtex-II Pro



Courtesy Xilinx




Altera FLEX 10K Family



SRAM-based programming




Altera Logic Element






FLEX10K Operating Mode Examples




FLEX 10K Logic Array Block




FLEX 10K70:
 9 rows (312 chan/row),
 52 columns (24 chan/col)



FLEX 10K Embedded Array Block



Altera's New Stratix Architecture




Up to 11,310 LE's, 10Mbits RAM
10 LE's per LAB


Embedded DSP feature: 9x9, 18x18, 36x36 with 52-bit accumulator



MegaCore Wizard & IP Cores



DSP Builder



Floorplan View


- Generates hard macro from parameterized modules
 - Already placed and routed blocks are relocatable in design
 - Simulation models provided for Matlab and VHDL simulator
- Third parties can deliver Intellectual Property as black boxes
- Allows design reuse without recompiling



Design Flow - Mapping



- **Technology Mapping: Schematic/HDL to Physical Logic units**
- **Compile functions into basic LUT-based groups (function of target architecture)**



```

process(Clock, Reset)
begin
  if (Reset = '0') then
    q <= 0;
  elsif rising_edge(clock) then
    q <= (a AND b AND c) OR (b AND d);
  end if;
end process;

```


Behavioral description – fast simulation




Design Flow – Placement & Route



- Placement – assign logic location on a particular device



- Routing – iterative process to connect CLB inputs/outputs and IOBs. Optimizes critical path delay – can take hours or days for large, dense designs



Iterate placement if timing not met

Satisfy timing? → Generate Bitstream to config device

Challenge! Cannot use full chip for reasonable speeds (wires are not ideal).

Typically no more than 50% utilization.



Example: VHDL to FPGA



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```


```
entity top is
  Port ( A : in std_logic_vector(63 downto 0);
        B : in std_logic_vector(63 downto 0);
        SUM : out std_logic_vector(64 downto 0));
end top;
```

```
architecture Behavioral of top is
```

```
begin
  process (A, B)
  begin
    SUM <= A + B;
  end process;
end Behavioral;
```

64-bit Adder Example

- Synthesis
- Tech Map
- Place&Route





Virtex II – XC2V2000



How are FPGAs Used?



Logic Emulation



FPGA-based Emulator
(courtesy of IKOS)

■ Prototyping

- Ensemble of gate arrays used to emulate a circuit to be manufactured
- Get more/better/faster debugging done than with simulation

■ Reconfigurable hardware

- One hardware block used to implement more than one function

■ Special-purpose computation engines

- Hardware dedicated to solving one problem (or class of problems)
- Accelerators attached to general-purpose computers (e.g., in a cell phone!)