





L18: Power Dissipation in Digital Systems




Problem #1: Power Dissipation/Heat






Courtesy Intel (S. Borkar)


How do you cool these chips??



Problem #2: Energy Consumption







(from Jon Eager, Gates Inc., S. Watanabe, Sony Inc.)

No Moore's law for batteries...
Today: Understand where power goes
and ways to manage it

L18: 6.111 Spring 2003
Introductory Digital Systems Laboratory
3


Dynamic Energy Dissipation

Charging

V_{DD}
 i_{DD}
 R_P
 R_N
 C_L


$E_{0 \rightarrow 1} = C_L V_{DD}^2$
 $E_{cap} = 1/2 C_L V_{DD}^2$
 $E_{RP} = 1/2 C_L V_{DD}^2$



Discharging

V_{DD}
 R_P
 R_N
 C_L

$E_{RN} = 1/2 C_L V_{DD}^2$



$$P = C_L V_{DD}^2 f_{clk}$$


L18: 6.111 Spring 2003
Introductory Digital Systems Laboratory
4



The Transition Activity Factor $\alpha_{0 \rightarrow 1}$



Current Input	Next Input	Output Transition
00	00	1 → 1
00	01	1 → 1
00	10	1 → 1
00	11	1 → 0
01	00	1 → 1
01	01	1 → 1
01	10	1 → 1
01	11	1 → 0
10	00	1 → 1
10	01	1 → 1
10	10	1 → 1
10	11	1 → 0
11	00	0 → 1
11	01	0 → 1
11	10	0 → 1
11	11	0 → 0



Assume inputs (A,B) arrive at f and are uniformly distributed
 What is the average power dissipation?

$$\alpha_{0 \rightarrow 1} = \underline{\hspace{2cm}}$$


$$P = \alpha_{0 \rightarrow 1} C_L V_{DD}^2 f$$



Junction (Silicon) Temperature




Simple Scenario



$$T_j - T_a = R_{\theta JA} P_D$$



$R_{\theta JA}$ is the thermal resistance between silicon and Ambient



$$T_j = T_a + R_{\theta JA} P_D$$

Make this as low as possible

Realistic Scenario




$$R_{\theta CA} = R_{\theta CS} + R_{\theta SA}$$

is minimized by facilitating heat transfer (bolt case to extended metal surface – heat sink)



Large Thermal Gradients



Courtesy of Intel (Ram Krishnamurthy)




Intel Pentium 4 Thermal Guidelines



- Pentium 4 @ 3.06 GHz dissipates 81.8W!
- Maximum $T_C = 69^\circ\text{C}$
- $R_{CA} < 0.23^\circ\text{C/W}$ for 50 C ambient
- Typical chips dissipate 0.5-1W (cheap packages without forced air cooling)

Processor and Core Frequency	Thermal Design Power (TDP)
Processors with 100°C Tjmax	
3 GHz	52.4
2.80 GHz	50.1
2.60 GHz	46.9
2.40 GHz	37.9
2.40 GHz	46.9
2.40 GHz	46.9
Processors with 125°C Tjmax	
3 GHz	66.2
2.80 GHz	57.1
2.60 GHz	50.9
2.40 GHz	38.8
2.40 GHz	47.0
2.33 GHz	47.0
2.40 GHz	62.9
2.80 GHz	66.1
2.80 GHz	66.4
Processors with multiple die(s)	
3 GHz	54.3
2.80 GHz	47.1
2.60 GHz	50.9
2.40 GHz	50.9
2.33 GHz	47.0
2.40 GHz	44.8
2.80 GHz	62.9
2.80 GHz	66.1
2.80 GHz	66.4
2.80 GHz	66.4






Refrigerator Inside!



S/390 RY-5



Courtesy of IBM



Power Reduction Strategies



$$P = \alpha_{0 \rightarrow 1} C_L V_{DD}^2 f$$

- Reduce Transition Activity or Switching Events
- Reduce Capacitance (e.g., keep wires short)
- Reduce Power Supply Voltage
- Frequency is typically fixed by the application, though this can be adjusted to control power

Optimize at all levels of design hierarchy

Clock Gating is a Good Idea!

Clock gating reduces activity and is the most common low-power technique used today

100's of different clocks in a microprocessor

Clock Gating Reduces Energy, does it reduce Power?

L18: 6.111 Spring 2003 Introductory Digital Systems Laboratory 11

Does your GHz Processor run at a GHz?

Processor

Chip
Activity
Control

Thermal
Sensor

- Note that there is a difference between average and peak power
- On-chip thermal sensor (diode based), measures the silicon temperature
- If the silicon junction gets too hot (say 125 °C), then the activity is reduced (e.g., reduce clock rate or use clock gating)

Use of Thermal Feedback

L18: 6.111 Spring 2003 Introductory Digital Systems Laboratory 12




ASIC Support for Clock Gating



Objective

- Reduce/inhibit unnecessary clocking
- Registers need not be clocked if the data input hasn't changed

Data Gating




Conventional Code

```
If rising_edge (clk) then
  q <= din;
End if;
```


Low Power Code

```
// only transfer din to q when enable is true
gclk <= enable and clk; // gate the clock
if rising_edge (gclk) then
  q <= din;
end if;
```

Clock Gating




Can also add a Latch to Prevent Clock Glitching




Courtesy of Sequence Design (J. Frenkil)



Power Supply Parasitics





Courtesy of Motorola (David Blaauw)



200Mhz Design




Can write a Virus to Activate Power Supply Resonance!




Glitching Transitions



Chain Topology



Tree Topology




- Balancing paths reduces glitching transitions
- For 4 inputs, 50% less transitions using a tree approach
- Structures such as multipliers have lot of glitching transitions
- Keeping logic depths short (e.g., pipelining) reduces glitching




Number Representation: Two's Complement vs. Sign Magnitude



Two's complement




Sign-Magnitude



Consider a 16 bit bus where inputs toggles between +1 and -1 (i.e., a small noise input)
Which representation is more energy efficient?




Bus Coding to Reduce Activity



[Stan94]




Time Sharing is a Bad Idea



Time Sharing Increases Switching Activity




Pre-Computation



from [Alidina94]
(1994 International Workshop on Low-power Design)




Reduce Supply Voltage : But is it Free?



V_{DD} from 2V to 1V, energy ↓ by x4, delay ↑ x2



Transistors Are Free... (What do you do with a Billion Transistors?)



Trade Area for Low Power

Dynamic Voltage Scaling

Fixed Power Supply

ACTIVE

IDLE

$$E_{\text{FIXED}} = \frac{1}{2} C V_{\text{DD}}^2$$

Variable Power Supply

ACTIVE

$$E_{\text{VARIABLE}} = \frac{1}{2} C (V_{\text{DD}}/2)^2 = E_{\text{FIXED}} / 4$$

[Gutnik97]

L18: 6.111 Spring 2003
Introductory Digital Systems Laboratory
23

DVS on a Processor


Digitally adjustable DC-DC converter powers SA-1110 core

μOS selects appropriate clock frequency based on workload and latency constraints

L18: 6.111 Spring 2003
Introductory Digital Systems Laboratory
24



Not just a 6-1 Issue: "Cool" Software ???



```
float a [256], b[256];
float pi= 3.14;
```

```
for (i = 0; i < 255; i++) {
  a[i] = sin(pi * i /256);
  b[i] = cos(pi * i /256);
}
```

512(8)+2+4+8+16+32+64+128+256
= 4607 bit transitions

```
float a [256], b[256];
float pi= 3.14;
```

```
for (i = 0; i < 255; i++) {a[i] = sin(pi * i /256);}
for (i = 0; i < 255; i++) {b[i] = cos(pi * i /256);}
```

2(8)+2(2+4+8+16+32+64+128+256)
= 1030 transitions



Energy Scavenging



MEMS Generator



Jose Mur Miranda/
Jeff Lang

Vibration-to-Electric
Conversion

~ 10 μ W

Power Harvesting Shoes



Joe Paradiso
(Media Lab)

After 3 6steps, it provides 3 mA
for 0.5 sec

~10mW